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(57) ABSTRACT 
The back bias voltage on a functional circuit is controlled 
through a closed loop process. A delay element receives a 
clock pulse and produces a delay output. The delay element 
is advantageously constructed of the same materials as the 
functional circuit so that the aging and degradation of the 
delay element parallels the degradation of the functional 
circuit. As the delay element degrades, the transistor switch- 
ing time increases, increasing the time delay of the delay 
output. An AND gate compares a clock pulse to an output 
pulse of the delay element, the AND output forming a 
control pulse. Aduty cycle of the control pulse is determined 
by the delay time between the clock pulse and the delay 
element output. The control pulse is received at the input of 
a charge pump. The charge pump produces a back bias 
voltage which is then applied to the delay element and to the 
functional circuit. If the time delay produced by the delay 
element exceeds the optimal delay, the duty cycle of the 
control pulse is shortened, and the back bias voltage is 
lowered, thereby increasing the switching speed of the 
transistors in the delay element and reducing the time delay. 
If the throughput of the delay element is too fast, the duty 
cycle of the control pulse is lengthened, raising the back bias 
voltage produced by the charge pump. This, in turn, lowers 
the switching speed of the transistors in both the delay 
element and the functional circuit. The slower switching 
speed in the delay element increases time delay. In this 
manner, the switching speed of the delay element, and of the 
functional circuit, is maintained at a constant level over the 
life of the circuit. 
33 Claims, 4 Drawing Sheets 
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ciency in terms of power consumption, designs have been 
proposed wherein the threshold voltage could be raised such 
that the circuit speed is just fast enough to satisfy system 
requirements. A fundamental challenge to this design goal is 
s the fact that, although a transistor threshold is typically fixed 
when the circuit is manufactured, the threshold voltage will 
typically vary from chip to chip as a result of manufacturing 
tolerances. More significantly, a circuit degrades over time, 
typically from heat and radiation. This degradation affects a 
i o  variety of functional parameters such as the threshold 
switching voltage and the switching speed of the transistor. 
Accordingly, if the threshold voltage is set as high as 
allowable at the time of manufacture to minimize power 
consumption, as soon as the transistor speed degrades at all, 
is the transistor will be too slow to satisfy system require- 
ments. Alternatively, if the bias is set such that it allows for 
a certain degradation of switching speed before the transistor 
falls below the acceptable lower limit, the power consump- 
tion is higher than necessary for much of the life of the 
One solution has been to set the body bias as high as 
allowable, and lower the bias voltage over the life of the 
transistor as the transistor slows. To achieve this, however, 
the circuit must include some means of monitoring or 
2s estimating the switching speed of the transistors within a 
circuit to ensure that the speed remains within system 
requirements. Earlier methods utilizing a back biasing volt- 
age for power reduction have typically used a single refer- 
ence transistor selected from among the many transistors 
30 comprising a MOS integrated circuit. However, if the 
gradual degradation of the reference transistor did not 
exactly match the average degradation of the circuit, the 
technique was inaccurate. Additionally, earlier methods tak- 
ing advantage of the body bias effect have been component 
3s intensive, variously requiring a fixed reference voltage, a 
fixed reference current, fixed resistors creating a voltage 
divider for use as a reference voltage, variable frequency 
clocks, op-amps, and multiple memory registers for storing 
data defining various voltage levels for application to a 
40 back-bias voltage. These various approaches can be seen in 
a variety of works, including U.S. Pat. No. 3,609,414 to 
Pleshko et al. entitled “Apparatus for Stabilizing Field Effect 
Transistor Thresholds,” U.S. Pat. No. 4,142,114 to Green, 
U.S. Pat. No. 4,670,670 to Shoji, U.S. Pat. No. 5,682,118 to 
45 Kaenel et al., U.S. Pat. No. 5,744,996 to Kotzle et al., the 
above referenced paper by von Kaenel, Macken and 
Degrauwe, a related paper by Gutnik and Chandraksan 
entitled “Embedded Power Supply for Low-Power DSP,” 
and a paper entitled “A Delay Distribution Squeezing 
SO Scheme with Speed-Adaptive Threshold-Voltage CMOS 
(SA-Vt CMOS) for Low Voltage LSIs” by Mizuno and 
Ishibashi, which was presented at the 1998 International 
Symposium on Low Power Electronics and Design. 
There exists therefore a need for a method and apparatus 
5s for reducing the power consumption of a CMOS circuit by 
controlling the back bias voltage applied to a CMOS circuit. 
There is a further need for a method and apparatus for 
reducing the power consumption of a CMOS circuit while 
monitoring the switching speed of the transistors. There is a 
60 further need for a method and apparatus for automatically 
adjusting the back-bias voltage to insure that the CMOS 
switching speed does not fall below a certain threshold level. 
There is also a need for a method and apparatus for con- 
trolling the back bias voltage over the life of a circuit that is 
65 not dependent on a single reference transistor. There is a 
further need for a method and apparatus for adjusting a 
back-bias voltage to reduce power consumption which 
20 transistor. 
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SELF REGULATING BODY BIAS 
GENERATOR 
GOVERNMENT LICENSE RIGHTS 
The U.S. Government has a paid-up license in this inven- 
tion and the right in limited circumstances to require the 
patent owner to license to others on reasonable terms as 
provided by terms of the Federal Grant No. NAG5-8392 
awarded by NASA for the project entitled “RADIATION 
TOLERANT VLSI”. 
FIELD OF THE INVENTION 
The present invention relates to controlling the back bias 
on a functional circuit to reduce power consumption by the 
functional circuit while maintaining switching speed of the 
transistors at levels sufficient to satisfy system requirements. 
More particularly, the present invention relates to biasing a 
MOS integrated circuit through a closed loop circuit con- 
figured to measure a time delay created by a delay circuit, 
and to generate a back bias voltage dependent on the time 
delay. 
BACKGROUND OF THE INVENTION 
Although reduction in power consumption has been an 
ongoing goal in the field of electronics, the proliferation of 
portable and space based CMOS devices and microproces- 
sor driven apparatuses has created an ever growing need for 
power conservation, giving rise to a variety of processes and 
apparatuses for reducing power consumption within per- 
sonal computers, including a reduction of power within 
integrated MOS circuits. Power consumption of a digital 
circuit equals dynamic power consumption plus static power 
consumption. This relationship can be represented by the 
formula: 
~ o w e r ~ f c v ~ ~ ’ + ( v ~ ~ ) ( l , , )  1) 
where f is the operating frequency, C is the equivalent 
capacitance of the circuit, and I, is the static current. 
Because it has long been recognized that dynamic power 
consumption is proportional to V,’ it has been similarly 
understood that a reduction in supply voltage can dramati- 
cally reduce power consumption, as illustrated in a paper by 
von Kaenel, Macken and Degrauwe entitled “A Voltage 
Reduction Technique for Battery-Operated Systems” in the 
IEEE Journal of Solid-state Circuits, Vol. 25, No. 5, October 
1990, pages 1136-1140. A reduction of the supply voltage, 
however, has the unwanted effect of delaying the switching 
of the transistors within an integrated circuit, thereby slow- 
ing down the critical path of the circuit. If the circuit 
through-put is slowed below a certain minimum threshold, 
an integrated circuit can no longer function reliably in the 
environment for which it was designed. 
An alternative approach for reducing power consumption 
is to raise the threshold voltage of a transistor, typically by 
a process known as “back biasing” the transistor substrate. 
FIG. 1 illustrates an n-channel MOS field effect transistor 
100 with a “body bias” or “back bias” voltage 104 applied 
to the substrate 102. Increasing the threshold voltage has the 
desirable effect of decreasing the transistor’s leakage 
current, thereby reducing power consumption. As the thresh- 
old voltage is raised, power consumption is reduced, but the 
switching speed of the transistor is also slowed. Once again, 
if the switching time of a transistor becomes excessive, the 
delay will render the circuit inoperative for the environment 
in which it is intended to function. To maximize the effi- 
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avoids the addition of excessive ancillary components such 
as fixed reference voltage sources, fixed current sources, 
fixed resistors forming voltage dividers for reference 
signal, adjusting an output voltage of a charge pump accord- 
ing to the duty cycle of the control signal, and applying the 
back bias voltage to the functional circuit, wherein the back 
speed op-amps, divide-by-N bias voltage is related to the output voltage of the charge 
memory locations storing data 5 pump, The step of controlling a duty cycle advantageously clock-counters, Or defining various voltage levels for application to a back-bias 
voltage. 
BRIEF SUMMARY OF THE INVENTION 
comprises the steps of receiving the clock pulse into an input 
of a delay element, receiving the clock pulse into a first input 
of a logic element, and receiving an output signal generated 
The present invention is a method of and apparatus for at an output of the delay element into a second input of the 
reducing the Power consumption of a CMOS circuit by lo logic element. According to a preferred embodiment, the 
controlling the back bias voltage applied to a CMOS circuit. logic element is an AND gate, The control signal is gener- 
coupled to an input of a charge pump. The delay element and apparatus for reducing the power consumption of a CMOS circuit while monitoring the switching speed of the transis- tors, The present invention further discloses a method of and 15 the functional circuit are comprised of materials configured 
apparatus for automatically adjusting the back-bias voltage to degrade at a substantially identical rate over time. The 
to insure that the CMOS switching speed does not fall below charge Pump is advantageouslY comprised of a Plurality of 
system requirements. The present invention further discloses pumping stages, a pumping stage comprising a transistor 
a method of and apparatus for adjusting a back-bias voltage having a gate coupled to a capacitor. According to an 
to reduce power consumption while limiting the addition of 20 embodiment, the delay element comprises a plurality of 
excessive ancillary components such as fixed reference logical inverters coupled in series, 
voltage sources, fixed current sources, fixed resistors form- 
ing voltage dividers for reference voltages, variable speed A functional CMOS circuit comprises a Plurality of 
clocks, op-amps, divide-by-N counters and multiple transistors while maintaining a switching time of the p h -  
memory locations for storing data defining various voltage 25 rality of transistors within an optimum range. A method of 
levels for application to a back-bias voltage. reducing power consumption within the functional CMOS 
An apparatus for regulating a back bias voltage in a circuit comprises the steps of altering a duty cycle of a 
functional circuit comprises a closed loop voltage regulator control-pulse, regulating a back-bias voltage according to 
having a charge pump including a charge pump input and a the duty-cycle of the control-pulse, and applying the back- 
charge pump output, and a delay element including a delay 30 bias voltage to the functional CMOS circuit. The control- 
element input, a delay element output, and a delay element pulse is advantageously formed at an output of an AND gate. 
body, wherein the delay element body is coupled to the The step of altering the duty cycle of the control-pulse 
charge Pump output. A functional circuit with a body is comprises the steps of transmitting a clock input signal into 
coupled to the charge Pump output such that a charge Pump a first input of the AND gate, delaying the clock input signal 
Output 35 through a delay element to form a delayed clock signal, and 
a body bias On the transmitting the delayed clock signal to a second input of the 
circuit. The charge pump Output 
a duty cyc1e Of a 
The present invention further provides a method Of and ated by the logic element, An output of the logic element is 
produced at the charge pump Output 
and On the 
is dependent upon 
pulse received at the charge pump 
AND gate, The output of the AND gate is coupled to an 
input of a charge pump, The back bias voltage is propor- input. A logic element having a logic element output is 
coupled to the charge pump input. The logic element further 40 
comprises a first logic input coupled to a clock pulse, and a 
second logic input coupled to the delay element output. The An apparatus for regulating a back bias voltage in a 
functional circuit comprises a functional circuit input. The functional circuit comprises means for comparing a clock 
Clock Pulse is advantageouslY coupled to the delay element signal and a delay clock signal, wherein the means for 
input and to the f ~ ~ t i o n a l  circuit input. According to an 45 comparing produces a control pulse output, means for pro- 
embodiment of the invention, the logic element is an AND ducing a c o n t r o ~ ~ a b ~ e  DC bias voltage according to a duty 
ity Of logica1 inverters coup1ed in series. The an input coupled to the clock signal, wherein an output of the 
means for delaying forms the delay clock signal, and circuit advantageously comprises a CMOS circuit compris- 
wherein the DC bias voltage is coupled to a body of the ing a substrate, wherein the substrate comprises the body of so the functional circuit. According to one embodiment, the means for delaying, and means for performing a digital charge pump output is coupled directly to the substrate of the 
functional circuit, According to an alternative embodiment, 
the charge pump output is coupled to the substrate through coup1ed to the DC bias According to an 
a proportional element, wherein the back bias voltage 55 embodiment, the is an AND gate. The 
applied to the substrate is proportional to the charge pump Same clock signal compared in the means for comparing is 
output voltage. advantageously coupled to the means for performing a 
The delay element and the functional circuit are corn- digital function. The means for delaying comprises a p h -  
prised of materials configured to degrade in performance at ralitY of logical inverters coupled in series, and the means 
a substantially identical rate Over time, The charge pump is 6o for performing a digital function comprises a CMOS circuit. 
tional to an output voltage of the charge pump. The back- 
bias is to the 
gate. The comprises a plural- cycle of the control pulse output, means for delaying having 
function, wherein a body Of the for performing is 
for 
advantageously comprised of a plurality of pumping stages, 
wherein a pumping stage comprises a transistor having a 
gate coupled to a capacitor. According to an embodiment of 
the present invention, a transistor within a pumping stage 
exhibits a threshold voltage of less than 110 mV. 
A method for regulating a back bias voltage on a func- 
tional circuit comprises controlling a duty cycle of a control 
The means for delaying and the means for performing a 
digital function are comprised of materials configured to 
degrade in performance at a substantially identical rate over 
time. According to an embodiment, the means for producing 
65 a controllable DC bias voltage comprises a plurality of 
pumping stages, a pumping stage comprising a transistor 
having a gate coupled to a capacitor. 
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BRIEF DESCRIPTION OF SEVERAL VIEWS OF 
THE DRAWINGS 
FIG. 1 is an n-channel MOSFET transistor with a con- 
nection for applying a body bias voltage. 
FIG. 2 is a closed loop voltage regulator for regulating the 
back bias voltage used to regulate the threshold voltage of 
the functional circuit. 
FIG. 3 is a delay element comprising a plurality of 
inverters. 
FIG. 4 is a timing diagram during steady state operation. 
FIG. 5 is a timing diagram when the delay element is too 
FIG. 6 is a timing diagram when the delay element is too 
FIG. 7 is an embodiment of a charge pump using 
slow. 
fast. 
p-channel MOSFETs. 
DETAILED DESCRIPTION OF THE 
INVENTION 
Reference will now be made in detail to the preferred 
embodiments of the invention, examples of which are illus- 
trated in the accompanying drawings. Although the follow- 
ing detailed description of the present invention includes 
numerous specific details set forth in order to provide a 
thorough understanding of the present invention, it will be 
readily apparent to one of ordinary skill in the prior art that 
the present invention may be practiced without these specific 
details. Minor variations of the disclosed invention will 
become apparent to those skilled in the art after studying the 
teachings disclosed herein. For example, specific reference 
is frequently made to a specific transistor type, p-channel, 
n-channel, CMOS integrated circuits, etc. Those skilled in 
the art will understand that the present invention may be 
applied to a wide variety of solid state and transistor 
structures. The recitation of these and other specific struc- 
tures are offered to more fully explain and enable the present 
invention, not to limit it to one particular embodiment. The 
invention is intended to cover alternatives, modifications 
and equivalents, which may be included within the spirit and 
scope of the invention as defined by the appended claims. In 
other instances, numerous details which are commonly 
known and understood by those skilled in the art have not 
been recited within the present disclosure so as not to 
unnecessarily obscure aspects of the present invention. 
FIG. 2 illustrates a closed loop voltage control circuit for 
regulating a back bias voltage 236 to a functional circuit 
228, preferably a CMOS integrated circuit. The closed loop 
comprises a delay element 220 advantageously comprised of 
materials similar to the functional circuit 228 which it serves 
to regulate. As the delay element 220 degrades with time due 
to heat, radiation, and other factors, the switching speed of 
the circuits within the delay element 220 slow, increasing the 
delay TDELAy as discussed further in FIGS. 4-6. A closed 
loop monitors the delay TDELAy within the delay element 
220, and continually adjusts the back bias voltage 236 
applied to the delay element 220, maintaining the delay time 
TDELAy generated by the delay element 220 at an optimal 
predetermined value. The same back bias voltage 236, or a 
ratio thereof, is then applied to the functional circuit 228. 
Because the materials and manufacturing processes of the 
delay element 220 are selected such that the operation and 
degradation of the delay element approximates that of the 
functional circuit 228, the back bias voltage 236 produced 
through the closed loop process also adjusts to the progres- 
sive deterioration of the functional circuit 228 over the life 
of the circuit 228. 
6 
According to the embodiment disclosed in FIG. 2, a clock 
204 is coupled to a functional circuit 228. In order to 
maintain an optimal back-bias voltage 236 on the functional 
circuit 228 a closed loop is formed by coupling the clock 204 
5 to a first input 208 of an AND gate 206 and to an input of 
the delay element 220. A delay clock pulse 230 is formed on 
the output of the delay element 220. The output of the delay 
element 220 is coupled to the second input 210 of the AND 
gate 206. The input and output signals associated with the 
AND gate 206 are discussed in greater detail in conjunction 
with FIGS. 4-6. 
The clock pulse 234 and the delay clock pulse 230 
oscillate from a binary high logic state to a binary low logic 
state, respectively forming square waves. Preferably, the 
15 high states and low states are of equal duration. Accordingly, 
as discussed in greater detail below in conjunction with 
FIGS. 4-6, if the clock pulse 234 and the delay clock pulse 
230 are in phase, the control pulse 232 of the AND 206 
output will be in a high voltage state approximately fifty 
2o percent of the time. If the clock pulse 234 and the delay 
clock pulse 230 are out of phase, at least one input 208,210 
of the AND will always be in a low logic state, and the 
control pulse 232 produced at the AND output will be in a 
perpetual low logic state. Accordingly, the duty cycle of the 
25 control pulse 232 produced by the AND output can range 
from fifty percent to zero percent. 
The AND gate 206 output is coupled to the charge pump 
214 input. Accordingly, the control pulse 232 formed by the 
AND gate 206 controls the activity of the charge pump 214, 
30 which determines the back bias voltage 236. As discussed in 
greater detail below in conjunction with FIG. 7, the output 
voltage produced by the charge pump 214, which forms the 
back bias voltage 236 applied to the delay element 220 and 
the functional circuit 228, is highest when the control pulse 
35 232 input into the charge pump has a duty cycle of fifty 
percent. As the duty cycle of the control pulse decreases 
below fifty percent, or, in alternative embodiments of the 
present invention, increases above fifty percent, the back 
bias voltage 236 produced by the charge pump 214 
The output of the charge pump 214 is coupled to the delay 
element 220 and the functional circuit 228, thereby applying 
the back bias voltage 236 produced by the charge pump 214 
to the substrate of both the functional circuit 228 and the 
45 delay element 220. As the back bias voltage 236 decreases, 
the circuit speed of both the delay element 220 and the 
functional circuit 228 increase. Conversely, as the back bias 
voltage 236 increases, the speed of the delay element 220 
and the functional circuit 228 decreases. As will be better 
50 appreciated in conjunction with FIGS. 3-6, the delay ele- 
ment 220 can be constructed such that as the delay element 
220 slows down below the predetermined circuit speed, the 
phase difference between the clock pulse 234 and the delay 
clock pulse 230 increases, thereby decreasing the duty cycle 
5s of the control pulse 232, thereby reducing the back bias 
voltage 236 produced by the charge pump 214. This, in turn, 
speeds delay element 220 back up to its desired speed. 
Conversely, if the delay element 220 operates faster than a 
predetermined speed, the closed loop process described 
60 above acts to slow down the delay element 220 to a 
predetermined speed. Since the back bias voltage 236 is 
simultaneously applied to both the delay element 220 and 
the functional circuit 228, the speed of the functional circuit 
228 is likewise maintained at a desired operational speed by 
FIG. 3 discloses one embodiment of a delay element 302 
comprising a plurality of inverters 307,308,309 arranged in 
40 decreases from its maximum output. 
65 this process. 
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series. Because an inverter effectively creates a 180 degree illustrates, when the delay clock pulse 230 and the clock 
phase shift, an even number of inverters arranged in series pulse 234 are simultaneously in a high state, the control 
will restore an output signal of the delay element 220 to the pulse 232 formed at the AND gate 206 output is in a high 
Same Phase as an incoming signal. When a delay element is state. Accordingly, as the delay time TDELAy increases, the 
comprised of inverters as illustrated in FIG. 3, according to 5 pulse width of the control pulse 232 decreases, 
the preferred embodiment, an even number of inverters is As the delay element degrades through temperature, 
used, thereby maintaining an “in phase” 
between an hut radiation, or any other cause, the switching tirne of the delay element 220, 302 is slowed, thereby increasing the delay and an Output As the thresh- 
old voltage within an inverter is raised, the switching time 
is slowed, creating a phase shift as a result of the critical path 
delay. The input terminal on the first inverter 307 forms the 
time TDELAy through the delay element 220, It is recalled 
that the present invention is advantageously to slow the 
operation of the functional circuit 228 to the slowest pas- 
sible speed that is capable of reliably maintaining circuit 
ing the duty cycle of FIG, as optimum for a particular 
220 hut Of 2, and the Output 
On the last inverter 309 forms the 220 Output performance, thereby lowering power consumption, Defin- 
created by series Of 15 circuit, giving rise to a steady state operation, FIGS, 5 and 
6 can be contrasted against it to illustrate the operation ofthe 
of FIG. 2. Because each inverter must reach a predetermined 
before it switches, the 
inverters 307-309 depicted in is proportiona1 to the 
number of inverters. The specific number of inverters is 
therefore preselected to regulate the functional circuit 228 at 
therefore be appropriate for operation in conjunction with 
present invention, 
220 which has been slowed beyond the acceptable limit. It 
a predetermined speed, Different numbers of inverters will 
different functional circuits 228, The multi-inverter delay 2o is noted that the has become so 
element depicted in FIG, 3 is not intended to limit alternative pulse 230 rises to a 
embodiments of a delay element, but is illustrative of one high state, the pulse 234 has transi- 
way in which a delay element can be constmcted, The tioned to a low voltage state. As a result, the control pulse 
invention described herein can operate with any collection 2s 232 remains in a low voltage state continually. Because the 
of circuitry that delays the clock signal and experiences closed loop circuit of FIG. 2 will act to correct the speed of 
degradation similar to that of the functional circuit 228, delay element as it drifts from its ideal speed, in practice, the 
an AND gate, the present invention envisions equivalent 3o stood in conjunction with FIG. 7, if a duty cycle of zero as 
cessed through comparators comprising alternative logic be zero. As the 
associated with a 
time TDELAY in 
great that by the time the 
Similarly, although the invention disclosed herein is gener- 
ally described in terms of a non-inverted delay processed by 
time T~~~~ not reach the state Of under 
be under- Operating conditions. However, as 
embodiments which utilize an inverted delay pulse pro- depicted in were present, the back bias 236 
produced by the charge pump 214 
gating, such as an OR gate or a NOR gate, Accordingly, the back bias to a circuit is reduced, the 
pulse samples illustrated in the accompanying drawings are circuit faster. the excessive Of the 
not intended to limit the present invention. To ensure that the 35 
delay of the delay element 220 approximates the delay 
experienced in the functional circuit 228 over the life of the 220 and reducing the 
circuit, the delay element will most advantageously com- Alternatively, as illustrated in FIG. 6, if the delay time 
prise semiconductor materials with properties similar or TDELAY through the delay element 220 is shorter than the 
identical to the functional circuit 228. 4o optimum delay TDELAy depicted in FIG. 4, the duty cycle of 
noted, a slowing of the switching time of the inverters the control pulse 232 in FIG. 4 is seen to be closer to 50% 
between the clock pulse 234 and the delay clock pulse 230 the pulse 232 approaches 50%3 the charge pump Of 
respectively occurring at the input and the output of the FIG. 7 will increase the back bias voltage 236 being applied 
to the original clock pulse 234, the extent of the delay can The charge pump generates a voltage that is above the 
be determined. To avoid the use of expensive components power supply voltage for use as the body bias. An example 
such as elaborate phase locked loops and pulse counters, the of a charge pump using diode-connected MOSFETs is 
preferred embodiment of the present invention utilizes a shown in FIG. 7. The charge pump consists of two inverters, 
basic AND gate 206 to compare the clock pulse 234 and the 50 U1  and U2, a number of pumping stages (M1IC1, M2iC2, 
delay clock pulse 230. Accordingly, the clock pulse 234 is M3iC3, etc.) and an output filter composed of transistor MX 
coupled to the first input 208 of the AND gate 206, and the and capacitor CX. 
delay clock pulse 230 is coupled to the second input 210 of To illustrate the functionality of the charge pump 700, it 
the AND gate 206. According to this configuration, the AND is assumed that the PULSE input to the charge pump is 
gate 206 output is only in a high logic state when both clock ss initially a binary high voltage state 1, such that the PLSNOT 
pulse 234 and the delay clock pulse 230 are in a high logic signal is a binary low voltage state 0. It is further assumed 
state. that all capacitors are discharged in their initial state. From 
FIG. 4 is an exemplary timing diagram illustrating the this, the node V2X is also in a binary low state 0. The 
relationship of the clock pulse 234, and the delay clock pulse diode-connected PMOS transistor M1 will only conduct 
230 entering the input terminals 208, 210 of the AND gate 60 current when the common gateidrain node is at a lower 
206, and the control pulse 232 produced at the output of the voltage than the source node. Since Ml’s source node is 
AND gate 206. The delay clock pulse 230 lags the clock connected to V,,, and its gateidrain node is in a low voltage 
pulse 234 by a delay time TDELAy. During the delay time state 0, current will flow through M1 to charge C1 and bring 
TDELAy, the clock pulse 234 at the first AND input 208 is in node V2X to V, or a binary 1. Similarly, node V3X must 
a high voltage state, and the delay clock pulse 230 at the 65 be a 1 because PLS is a 1 and C2 is discharged, so capacitor 
second AND input 210 is in a low voltage state, resulting in C3 is charged by current flowing through M3. Since V3X is 
a control pulse 232 in a low voltage state. As FIG. 4 further at a higher voltage than V2X, no current flows through M2. 
pulse 230 Of give rise to a 
correcting back bias the 
T m ~ Y .  
307, 308, 309 increases the time delay TDELAy (FIGS. 4 6 )  than the Optimum duty cyc1e Of 4. As the duty cyc1e Of 
delay element 220, By comparing the delay clock pulse 230 4s to the functional circuit 228 and the delay element 220,302. 
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If the PULSE input then falls to a low voltage 0, PLSNOT resupply this current. Each toggle of the control pulse 232, 
will rise to a 1 and PLS will fall to a 0. Since C1 has been both the on-to-off transition, and the off-to-on transition, 
charged, node V2X will rise to approximately 2xVDD. Node equally function to accumulate charge on the respective 
V2X is now at a higher voltage than node V3X so transistor capacitors, 01, alternatively, to Pump charge from a capacitor 
M2 conducts current into capacitor C2, bringing the voltage s across the next transistor to the next junction. As the duty 
relationship V,,+VDD-2xVDD. No current flows through however, the charging period for one set of capacitors is 
M1 because V2X is at a higher voltage than VDD. progressively shortened. Those familiar with the charging 
characteristics of a capacitor will therefore understand that 
a maximum voltage output of the charge pump will occur As the PULSE input then rises to a 1, the voltage at node V3X will be increased to 3xVDD because node PLS will rise when the control pulse 232 duty cycle is at 50%. According from a 0 to a 1 and capacitor C2 has been charged to 2xVDD. to the preferred embodiment of the present invention, during 
element 220,302 will be slightly less than the CLOCK pulse transistor M3 will conduct current into capacitor C3, bring- 
15 width, causing narrow pulses on the CONTROL PULSE 232 ing the voltage across this capacitor to approximately 
output, as shown in FIG. 4. Moreover, by setting a steady 
232 is between zero-and fifty percent, the back bias voltage 
236 produced at the charge pump 214 output can be 
2o increased or decreased by increasing or decreasing the duty 
cycle of the control pulse 232. According to embodiments of 
the present invention utilizing an AND gate as a 
across this capacitor to approximately 2xVDD, owing to the cycle of the control Pulse 232 is shortened from 50% to O% 
Since node v3x is now at a higher than node v4x, steady state operation, the propagation tirne of the delay 
3XVDD. 
This process repeats with capacitor c1 gath- state operation such that the duty cycle of the control pulse 
ering charge from v~~ when PLSNoT is low and then 
passing that charge to C2 when PLSNOT is high. Likewise, 
and then passes that charge to c3 when pLs is 1. The 
diode-connected transistors allow current to flow only in one 
c2 gathers charge from node v2x when pLs is 
direction: from VDD toward the output, v ~ ~ ~ .  Each pump- 
ing stage M1IC1, M2,C2, M3iC3, etc., increases the peak 
the duty cycle can have a maximum of 50% and a minimum 
of zero. However, alternative logic comparators such as a 
output voltage by approximately the value of VDD. 25 NAND gate are envisioned within the scope of the present 
The voltage at the output of any Pumping stage N alter- invention. In some alternative designs, the duty cycle would 
nates between NxVDD and (N+l)xVDD. A voltage fluctua- vary from a minimum of 50 percent to a maximum of 100 
tion of VDD, however, would be an unacceptably large a.c. percent. In substituting such equivalent embodiments of the 
component superimposed on the bias voltage. The final present invention, however, the fundamental operation 
output filter stage MXKX comprising transistor MX and 3o remains the same. The charge produced by the charge pump 
provide a stable voltage for VEIA,. In practice, capacitor cx decreases toward a zero voltage output as the duty cycle 
capacitor CX acts to remove most of the a.c. component and reaches a maximum at a 50 percent duty cycle, and 
will typically consist of the large parasitic capacitance that moves away from the fifty percent point, Such equivalent 
is inherent in the construction of the integrated circuit. The embodiments are envisioned within the scope of the present 
average current drawn from this capacitance is the leakage 35 invention. 
current through reverse biased P-Njunctions and is therefore Referring again to FIG, 6, it can be understood that when 
quite small. As a result, relatively small transistors can be the delay element 220, 302 is too fast, the increased duty 
used in the Pumping stages and the Output filter, and v~~~~ cycle of the control pulse 232 signal will cause the charge 
will be substantially free of switching noise. pump to quickly raise the voltage on V,. As V, rises 
The diode-connected transistors in the charge pump, 40 it causes the threshold voltages of the transistors in the delay 
however, do not act as ideal diodes. They will not start to element to increase their switching time and thus increases 
conduct current until the voltage at the source node exceeds TDELAy As TDELAy is increased, the pulses on PULSE 
the voltage at the common gateidrain node by at least the become narrower until the steady state condition shown in 
threshold voltage, V ,  of the transistor. Given this factor FIG. 4 is reached. 
the Peak voltage at state N of the charge Pump is (N+l)X 45 It can similarly be understood that when the delay element 
(VDD-~TH). It can be understood that if the Supply voltage is too slow and the duty cycle of the control pulse 232 is 
VDD were reduced to an amount equal to the threshold shorter than the steady state duration of FIG. 4, such as the 
no-control-pulse condition of FIG. 5, leakage currents will 
charge. According to the preferred embodiment, therefore, discharge CX and cause the voltage on V, 236 to fall. As 
the respective threshold voltages Vi-~oftransistors M1-MX 50 V, 236 falls, the threshold voltages of the transistor in the 
is less than or equal to 100 mV. At these threshold levels, the delay element will decrease, which speeds up the switching 
charge Pump 700 is able to operate at ultra low Power time of the inverters 307-309, or any other transistor stmc- 
voltage levels of 500 mV Or less. Although the Preferred ture used in the delay element 220, thereby decreasing 
embodiment for charge Pump 700 incorporates MOSFETs TDELAy Once TDELAy becomes less than the width of the 
for transistors MI-MX, in applications where the 5s CLOCK pulse 234 (FIG. 5 )  then pulses will start to appear 
voltage VDD is above 1 volt, embodiments are envisioned on the control pulse 232. When the control pulse 232 
which substitute conventional P-N junctions for the diode- becomes wide enough (FIG. 4) to replenish the charge on 
connected MOSFETs. CX lost to leakage currents, the circuit of FIG. 2 will have 
The example described here used PMOS transistors to again reached the steady state condition. 
generate a vBIAs voltage that is above the level of VDD. 60 Since VEIA, 236 is applied to the functional circuit as well 
However, those skilled in the art will recognize that the as the delay element, and the propagation delay of the delay 
PMOS transistors could be replaced with NMOS transistors element is directly related to the critical path delay in the 
and the Source of the first transistor connected to ground. functional circuit, the critical path delay will also be slaved 
This modification would result in a VBLU level that was to the width of the CLOCK pulse 234. The present invention 
below ground. 65 will adjust VEIA, as necessary to maintain this relationship 
Although the leakage current drawn from VBIAS is small, despite the effects of aging, radiation, and temperature. By 
it is not negligible, and the charge pump must constantly setting V, 236 and hence the transistor threshold 
v ~ ~ ,  the charge Pump Will to Pump 
11 
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voltages, at the highest level that allows the circuit to meet 
its functional timing requirements, the present invention also 
minimizes power consumption due to transistor leakage 
current. 
The present invention provides a method and apparatus 
for reducing the power consumption of a CMOS circuit by 
controlling back bias voltage applied to a CMOS circuit. The 
back bias is controlled by means of a closed loop circuit that 
detects change in the operational speed of a delay element. 
A clock pulse 234 drives a functional circuit 228 and a delay 
element 220. Any change in the time delay experienced 
within the delay element 220 is detected by processing the 
output of the delay element and the clock pulse 234 through 
an AND gate, the output of which forms a control pulse 232. 
As the duty cycle of the control pulse falls from fifty percent 
to zero, a charge pump decreases the voltage output. The 
voltage output serves as a back bias voltage for both the 
delay element and the functional circuit. The closed loop 
circuit therefore allows the delay element to operate at a 
predetermined speed. The predetermined speed can be set to 
minimize power consumption while maintaining the circuit 
speed of the functional circuit 228 at a reliable level. This 
process avoids the addition of excessive ancillary compo- 
nents such as fixed reference voltage sources, fixed current 
sources, fixed resistors forming voltage dividers for refer- 
ence voltages, variable speed clocks, op-amps, or multiple 
memory locations storing data defining various voltage 
levels for application to a back-bias voltage. By avoiding 
these components which are largely foreign to CMOS 
devices, a low cost circuit can be configured that is capable 
of adjusting the body bias on a CMOS circuit so as to 
minimize power consumption over the life of the circuit 
while maintaining the circuit at a requisite operational 
speed. 
What is claimed is: 
1. An apparatus for regulating a back bias voltage in a 
a. a closed loop voltage regulator comprising: 
functional circuit, comprising: 
i. charge pump including a charge pump input and a 
charge pump output providing the back bias voltage; 
ii. a delay element including a delay clement input 
coupled to a clock pulse, a delay element output, and 
a delay element body, wherein the delay element 
body is coupled to the charge pump output; and 
b. the functional circuit is coupled to the clock pulse that 
is also coupled to the delay element input, wherein the 
functional circuit has a body that is coupled to the back 
bias voltage, and wherein the back bias voltage is 
dependent upon a duty cycle of a control pulse at the 
charge pump input, and the back bias voltage and a 
switching speed of the delay element operate in an 
inverse relationship, such that when the back bias 
voltage is lowered the switching speed of the delay 
element is increased, thereby reducing a time delay, and 
such that when the back bias voltage is increased the 
switching speed of the delay element is lowered, 
thereby increasing the time delay. 
2. The apparatus according to claim 1, wherein the closed 
loop voltage regulator further comprising a logic element 
having a logic element output coupled to the charge pump 
input, the logic element further comprising a first logic input 
coupled to the clock pulse, and a second logic input coupled 
to the delay element output. 
3. The apparatus according to claim 2 wherein the logic 
element is an AND gate. 
4. The apparatus according to claim 2 wherein the delay 
element comprises a plurality of logical inverters coupled in 
series. 
5 .  The apparatus according to claim 2 wherein the func- 
tional circuit is a CMOS circuit comprising a substrate, and 
wherein the substrate comprises the body of the functional 
circuit. 
6. The apparatus according to claim 5 wherein the charge 
pump output is coupled to the substrate of the functional 
circuit through a proportional element, wherein the back 
bias voltage applied to the substrate is proportional to the 
charge pump output voltage. 
7. The apparatus according to claim 5 wherein the charge 
pump output is coupled directly to the substrate of the 
functional circuit. 
8. The apparatus according to claim 2 wherein the delay 
element and the functional circuit are comprised of materials 
configured to degrade in performance at a substantially 
identical rate over time. 
9. The apparatus according to claim 2 wherein the charge 
pump is comprised of a plurality of pumping stages, wherein 
each pumping stage includes a transistor having a gate 
coupled to a capacitor. 
10. The apparatus according to claim 9 wherein the 
transistor within at least one of the pumping stages exhibits 
a threshold voltage of less than 110 mV. 
11. A method for regulating a back bias voltage on a 
functional circuit comprising: 
a. controlling a duty cycle of a control signal controlling 
a switching speed; 
b. adjusting an output voltage of a charge pump according 
to the duty cycle of the control signal; and 
c. applying the back bias voltage to the functional circuit, 
wherein the back bias voltage is related to the output 
voltage of the charge pump and inversely related to the 
switching speed of a delay element, such that when the 
back bias voltage is lowered the switching speed of the 
delay element is increased, thereby reducing a time 
delay, and such that when the back bias voltage is 
increased the switching speed of the delay element is 
lowered, thereby increasing the time delay, and wherein 
the control signal is generated at an output of a logic 
12. The method according to claim 11 wherein the step of 
a. receiving a clock pulse into an input of the delay 
element; 
b. receiving the clock pulse into a first input of the logic 
element; and 
c. receiving an output signal generated at an output of the 
delay element into a second input of the logic element. 
13. The method according to claim 12 wherein the logic 
14. The method according to claim 12 further comprising 
the step of coupling the output of the logic element to an 
input of the charge pump. 
15. The method according to claim 12 wherein the output 
ss voltage of the charge pump is at a maximum voltage when 
the duty cycle of the control signal is approximately 50%. 
16. The method according to claim 12 wherein the delay 
element and the functional circuit are comprised of materials 
configured to degrade at a substantially identical rate over 
17. The method according to claim 12 wherein the charge 
pump is comprised of a plurality of pumping stages, wherein 
each pumping stage includes a transistor having a gate 
coupled to a capacitor. 
18. The method according to claim 17 wherein the tran- 
sistor within at least one of the pumping stages exhibits a 
threshold voltage of less than 110 mV. 
5 
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controlling a duty cycle comprises the steps: 
45 
SO element is an AND gate. 
60 time. 
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19. The method according to claim 12 wherein the delay 
element comprises a plurality of logical inverters coupled in 
series. 
20. The method according to claim 13 wherein the func- 
tional circuit is a CMOS circuit comprising a substrate, and 
wherein the substrate comprises a body of the functional 
circuit. 
21. A method or reducing power consumption within a 
functional CMOS circuit comprising a plurality of transis- 
tors while maintaining a switching time of the plurality of 
transistors within an optimum range, the method comprising 
the steps: 
1. altering a duty cycle of a control-pulse; 
2. regulating a back-bias voltage according to the duty- 
cycle of the control-pulse, such that if a time delay 
produced by a delay element exceeds an optimal delay, 
the duty cycle of the control-pulse is shortened, and the 
back bias voltage is lowered, the back-bias voltage and 
a switching speed of the delay element operating in an 
inverse relationship; and 
3. applying the back-bias voltage to the functional CMOS 
circuit, wherein the control pulse is formed at an output 
of an AND gate. 
22. The method of reducing power consumption accord- 
ing to claim 21 wherein the step of altering the duty cycle of 
the control-pulse comprising the steps: 
a. transmitting a clock input signal into a first input of the 
b. delaying the clock input signal through the delay 
c. transmitting the delayed clock signal to a second input 
23. The method of reducing power consumption accord- 
ing to claim 22 further comprising the step of applying the 
back-bias voltage to the delay element. 
24. The method according to claim 23 wherein the output 
of the AND gate is coupled to an input of a charge pump, and 
wherein the back bias voltage is proportional to an output 
voltage of the charge pump. 
25. An apparatus for regulating a back bias voltage in a 
functional circuit, comprising: 
a. means for comparing a clock signal and a delay clock 
signal, wherein the means for comparing produces a 
control pulse output; 
b. means for producing the back bias voltage according to 
a duty cycle of the control pulse output; 
c. means for delaying having an input coupled to the clock 
signal, wherein an output of the means for delaying 
forms the delay clock signal, and wherein the back bias 
voltage is coupled to a body of the means for delaying 
and is inversely related to a switching speed of the 
means for delaying, such that when the back bias 
voltage is lowered the switching speed of the means for 
delaying is increased, thereby reducing a time delay, 
and such that when the back bias voltage is increased 
the switching speed of the means for delaying is 
lowered, thereby increasing the time delay; and 
d. means for performing a digital function, wherein a 
body of the means for performing is coupled to the back 
AND gate; 
element to form a delayed clock signal; and 
of the AND gate. 
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bias voltage, the means for performing is also coupled 
to receive the clock signal. 
26. The apparatus according to claim 25 wherein the 
means for comparing is an AND gate. 
27. The apparatus according to claim 25 wherein the 
means for delaying comprises a plurality or logical inverters 
coupled in series. 
28. The apparatus according to claim 25 wherein the 
means for performing a digital function comprises a CMOS 
circuit. 
29. The apparatus according to claim 25 wherein the 
means for delaying and the means for performing a digital 
function are comprised of materials configured to degrade in 
performance at a substantially identical rate over time. 
30. The apparatus according to claim 25 wherein the 
means for producing said back bias voltage comprises a 
plurality of pumping stages, wherein each pumping stage 
includes a transistor having a gate coupled to a capacitor. 
31. The apparatus according to claim 26 wherein the 
transistor within at least one of the pumping stages exhibits 
a threshold voltage of less than 110 mV. 
32. An apparatus for regulating a back bias voltage in a 
functional circuit, comprising: 
a. a closed loop voltage regulator comprising: 
i. charge pump including a charge pump input and a 
charge pump output providing the back bias voltage; 
ii. a delay element including a delay element input 
coupled to a clock pulse, a delay element output, and 
a delay element body, wherein the delay element 
body is coupled to the charge pump output; and 
b. the functional circuit with a body coupled to the charge 
pump output, the functional circuit is also coupled to 
the clock pulse, the functional circuit being manufac- 
tured on the same integrated circuit as the closed loop 
voltage regulator. 
33. An apparatus for regulating a back bias voltage in a 
a. a closed loop voltage regulator comprising: 
functional circuit, comprising: 
i. charge pump including a charge pump input and a 
charge pump output providing the back bias voltage; 
ii. a delay element including a delay element input 
coupled to a clock pulse, a delay element output, and 
a delay element body, wherein the delay element 
body is coupled to the charge pump output; and 
b. the functional circuit with a body coupled to the charge 
pump output, the functional circuit is also coupled to 
the clock pulse, the functional circuit being manufac- 
tured on the same integrated circuit as the closed loop 
voltage regulator, and wherein the back bias voltage is 
dependent upon a duty cycle of a control pulse at the 
charge pump input, and the back bias voltage and a 
switching speed of the delay element operate in an 
inverse relationship, such that when the back bias 
voltage is lowered the switching speed of the delay 
element is increased, thereby reducing a time delay, and 
such that when the back bias voltage is increased the 
switching speed of the delay element is lowered, 
thereby increasing the time delay. 
* * * * *  
